

11/20/00
JC871 U.S. PTO

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications
under 37 CFR 1.53(b))

Attorney Docket No. 0100.0100120

Total Pages 38

First Inventor Vincent K. Chan

Title Integrated Circuit Package and Method of
Fabricating Same

Express Mail Label No. EL504284346US

JC879 U.S. PTO
09/716734

11/20/00

APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents.	ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231
--	---

1. ☒ Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)

2. ☒ Specification *Total Pages 27*
(including cover page)

(preferred arrangement set forth below)

- Descriptive title of the invention
- Cross References to Related Applications
- Statement Regarding Fed sponsored R & D
- Reference to Microfiche Appendix
- Background of the Invention
- Brief Summary of the Invention
- Brief Description of the Drawings (if filed)
- Detailed Description
- Claim(s)
- Abstract of the Disclosure

3. ☒ Drawings (35 USC 113) *Total Sheets 4*

4. Oath or Declaration *Total Pages 2*

- a. ☒ Newly executed (original or copy)
b. ☐ Copy from a prior application
(37 CFR 1.63(d))

(for continuation/divisional with Box 17 completed)

[Note Box 5 below]

- i. ☐ **DELETION OF INVENTOR(S)**

Signed statement attached deleting
inventor(s) named in the prior application,
see 37 CFR 1.63(d)(2) and 1.33(b).

5. ☐ Microfiche Computer Program (Appendix)
6. ☐ Nucleotide and/or Amino Acid Sequence
Submission (if applicable, all necessary)
a. ☐ Computer Readable Copy
b. ☐ Paper Copy (identical to computer copy)
c. ☐ Statement verifying identity of above
copies

ACCOMPANYING APPLICATION PARTS

7. ☒ Assignment Papers (cover sheet & document(s))
8. ☐ 37 CFR 3.73(b) Statement ☒ Power of
(when there is an assignee) Attorney
9. ☐ English Translation Document (if applicable)
10. ☐ Information Disclosure ☐ Copies of
Statement (IDS)/PTO-1449 IDS Citations
11. ☐ Preliminary Amendment
12. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
13. ☐ Small Entity ☐ Statement filed in Prior
Statement(s) Application, Status still
proper and desired.
14. ☐ Certified Copy of Priority Document(s)
(if foreign priority is claimed)
15. ☐ Other

16. If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No:

Prior Application Information: Examiner

Group / Art Unit.

17. CORRESPONDENCE ADDRESS

☒ Customer Number or Bar Code Label

or, ☐ Correspondence Address Below



24228

PATENT TRADEMARK OFFICE

Name (Print/Type)	Daniel C. Crilly	REGISTRATION NUMBER	38,417
Signature	<i>Daniel C. Crilly</i>	Date	11/20/00

FEE TRANSMITTAL

Note: Effective October 1, 2000.
Patent fees are subject to annual revision.
TOTAL AMOUNT OF PAYMENT (\$) 956.00

Filing Date	Nov. 20, 2000
First Named Inventor	Vincent K. Chan
Group Art Unit	
Examiner Name	
Attorney Docket Number	0100.0100120

Complete if Known

Application Number

METHOD OF PAYMENT (check one)

1. ☒ The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:

Deposit Account Number 50-0441

Deposit Account Name ATi Technologies, Inc.

☒ Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17

☒ Charge the Issue Fee Set in 37 CFR 1.18 at the mailing of the Notice of Allowance

2. ☐ Payment Enclosed:

☐ Check ☐ Money Order ☐ Other

FEE CALCULATION**1. FILING FEE**

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
101 710 201 355		Utility filing fee	710.00
108 320 206 160		Design filing fee	
107 490 207 245		Plant filing fee	
108 710 208 355		Reissue filing fee	
114 150 214 75		Provisional filing fee	

SUBTOTAL (1) (\$) 710.00**2. CLAIMS**

Claims	Extra	Fee from below	Fee Paid
Total 27	(-20 =) 7	18	126.00
Indep. 4	(-3 =) 1	80	80.00
Multiple Dep.			

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description
103 18 203 9		Claims in excess of 20
102 80 202 39		Independent claims in excess of 3
104 270 204 135		Multiple dependent claim
108 80 208 40		Reissue independent claims over original patent
110 18 210 9		Reissue claims in excess of 20 and over original patent

SUBTOTAL (2) (\$) 206.00**SUBMITTED BY: MARKISON & RECKAMP, P.C.**

Typed or Printed Name Daniel C. Crilly

Signature *D. C. Crilly*

Date 11/20/00

Complete (if applicable)

Reg. Number 38,417

Deposit Account 50-0441

User ID

FEE CALCULATION (continued)

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
105 130 205 65		Surcharge - late filing fee or oath	
127 50 227 25		Surcharge - late provisional filing fee or cover sheet	
139 130 139 130		Non-English specification	
147 2,520 147 2,520		For filing a request for reexamination	
112 920* 112 920*		Requesting publication of SIR prior to Examiner action	
113 1,840* 113 1,840*		Requesting publication of SIR after Examiner action	
115 110 215 55		Extension for reply within first month	
116 390 216 195		Extension for reply within second month	
117 890 217 445		Extension for reply within third month	
118 1,390 218 665		Extension for reply within fourth month	
128 1,890 228 945		Extension for reply within fifth month	
119 310 219 155		Notice of Appeal	
120 310 220 155		Filing a brief in support of an appeal	
121 270 221 135		Request for oral hearing	
138 1,510 138 1,510		Petition to institute a public use proceeding	
140 110 240 55		Petition to revive - unavoidable	
141 1,240 241 620		Petition to revive - unintentional	
142 1,240 242 620		Utility issue fee (or reissue)	
143 440 243 220		Design issue fee	
144 600 244 300		Plant issue fee	
122 130 122 130		Petitions to the Commissioner	
123 50 123 50		Petitions related to provisional applications	
126 240 126 240		Submission of Information Disclosure Stmt	
581 40 581 40		Recording each patent assignment per property (times number of properties)	40.00
146 710 246 355		Filing a submission after final rejection (37 CFR 1.129(a))	
149 710 249 355		For each additional invention to be examined (37 CFR 1.129(b))	
Other fee (specify)			
Other fee (specify)			

* Reduced by Basic Filing Fee Paid

SUBTOTAL (3) (\$) 40.00

**PATENT APPLICATION
DOCKET NO. 0100.0100120**

In the United States Patent and Trademark Office

FILING OF A UNITED STATES PATENT APPLICATION

Title:

INTEGRATED CIRCUIT PACKAGE AND METHOD OF FABRICATING SAME

Inventors:

Name: Vincent K. Chan Address: 83 Sun Valley Drive East Richmond Hill, Ontario Canada L4S 2G6	Name: Samuel W. Ho Address: 39 Fulton Avenue Toronto, Ontario Canada M4K 1X6
--	---

Attorney of Record
Daniel C. Crilly
Registration No. 38,417
P.O. Box 06229
Wacker Drive
Chicago, Illinois 60606-0229
Phone (312) 939-9800
Fax (312) 939-9828


Express Mail Label No. EL504284346US

Date of Deposit: November 20, 2000

I hereby certify that this paper is being deposited with the U.S. Postal Service "Express Mail Post Office to Addresses" service under 37 C.F.R. § 1.10 on the 'Date of Deposit', indicated above, and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Name of Depositor: Rosalie Swanson
(print or type)

Signature



5 **INTEGRATED CIRCUIT PACKAGE AND METHOD OF FABRICATING SAME**

FIELD OF THE INVENTION

10 The invention relates generally to integrated circuit (IC) packages and, more particularly, to an IC package and method of fabrication that eliminate the need for thermal expansion-matching epoxy with poor thermal conductivity characteristics to couple the IC package's semiconductor substrate to a heat sink.

BACKGROUND OF THE INVENTION

15 As is known, integrated circuits (ICs) are devices that include a multitude of transistors and other active circuits arranged and configured on a semiconductor substrate, such as silicon or gallium arsenide, to perform certain functions. During operation of an IC, the active circuits in the IC generate heat. Packages that hold the ICs
20 typically include elements, such as heat sinks, intended to transfer much of the generated heat away from the active circuits. Failure to transfer the heat can result in undesired changes in IC performance or, worse yet, IC failure.

25 A cross section of a typical IC package 100 is depicted in FIG. 1. The IC package 100 includes a semiconductor substrate 101 or die, an adhesive layer 103, an internal printed circuit board (PCB) substrate 105, an internal epoxy molding material 107, an internal heat sink 109, and an external epoxy molding material 111. The semiconductor
30 substrate 101 includes multiple active circuits 113 (e.g., transistors) that are connected to conductive traces 115 on the internal PCB substrate 105 via wire bonds 117 or other electrically conductive paths. For example, in flip chip technology, the semiconductor substrate 101 is flipped over (hence the name "flip chip") such that the connecting terminals of the active circuits 113 can be directly soldered or otherwise connected (e.g., through the use of conductive epoxy) to the conductive traces 115 or pads of the internal

PCB substrate 105, thereby eliminating the need for the wire bonds 117 and the adhesive layer 103 connecting the semiconductor substrate 101 to the internal PCB substrate 105. The IC package 100 typically further includes solder balls 119 to allow the IC package 100 to be wave soldered or otherwise electrically connected to conductive traces or pads 121 of an external printed circuit board 123. The IC package 100 depicted in FIG. 1 is typically referred to as a plastic ball grid array (PBGA) package.

The adhesive layer 103 is typically a thin layer of conductive epoxy used to position the semiconductor substrate 101 in a fixed relationship to the PCB substrate 105 using known die attachment techniques. The internal epoxy molding material 107 is used to keep the wire bonds 117 from coming into contact with the internal heat sink 109 and to match the coefficient of thermal expansion (CTE) of the semiconductor substrate 101 to the CTE of the internal heat sink 109. As mentioned above, the internal heat sink 109 is included to transfer or conduct heat generated by the active circuits 113 of the semiconductor substrate 101 away from the semiconductor substrate 101. The internal epoxy molding material 107 is typically an epoxy resin with relatively poor thermal conduction properties as compared to the internal heat sink 109 (which is typically copper or aluminum) or the semiconductor substrate 101 (which is typically silicon or gallium arsenide). Typically, the thermal conductivity of the internal epoxy molding material 107 is four hundred (400) to four hundred fifty (450) times worse than the thermal conductivity of the internal heat sink 109 and one hundred fifty (150) to one hundred sixty (160) times worse than the thermal conductivity of the semiconductor substrate 101. Thus, the internal epoxy molding material 107 serves as a substantial barrier to the rapid and efficient transfer of heat away from the semiconductor substrate 101.

One prior art technique for reducing the thickness of the internal epoxy molding material 107 to improve heat transfer from the semiconductor substrate 101 to the internal heat sink 109 is depicted in cross section in the IC package 200 of FIG. 2. As illustrated in FIG. 2, the configuration of the internal heat sink 201 has been changed to include a downward extrusion in a center portion of the heat sink 201 to reduce the thickness of the internal epoxy molding material 107 and, accordingly, the distance the heat generated by the semiconductor substrate 101 must travel to reach the heat sink 201.

Although such a change in the configuration of the heat sink 201 improves heat transfer, the extruded heat sink 201 is costly and there still exists a poor thermal conduction layer between the semiconductor substrate 101 and the heat sink 201.

Another alternative is to directly connect the extruded part of the heat sink 201 to the semiconductor substrate 101 using a very thin, thermally conductive adhesive (e.g., conductive epoxy, such as is used for die attachment). Although such a direct connection would provide optimal heat transfer, mismatches in the CTEs of the heat sink 201 and the semiconductor substrate 101 would result in poor reliability of the IC package 200 over temperature (e.g., the semiconductor substrate 101 would likely crack over time due to the mismatches in CTE). Also, the metal heat sink 201 may short circuit or otherwise negatively impact the performance of the circuits 113 disposed on the semiconductor substrate 101 if the heat sink 201 is directly connected to the substrate 101.

Vertical stacking of active semiconductor substrates is also known for reducing the printed circuit board area for a particular amount of functionality. An exemplary IC 300 that utilizes vertical stacking is depicted in cross section in FIG. 3. As shown in FIG. 3, two semiconductor substrates 301, 303 are stacked vertically. Each semiconductor substrate 301, 303 includes respective active or heat-generating circuits 305, 307. The active circuits 305, 307 are connected to respective traces or pads 309, 311 on a PCB substrate 313 via wire bonds 315, 317 or equivalent conductive paths. The two substrates 301, 303 are connected together via a thin, electrically non-conductive adhesive layer 319, such as epoxy, and the lower substrate 303 is connected to the PCB substrate 313 via a thin adhesive layer 321 that may be electrically conductive (e.g., conductive epoxy) or electrically non-conductive (e.g., epoxy). The adhesive layer 319 connecting the two substrates 301, 303 together can be very thin because, in most cases, the CTEs of the two substrates 301, 303 are substantially identical (i.e., the two substrates 301, 303 are typically the same (e.g., both silicon or both gallium arsenide)). Although not depicted in FIG. 3, the IC 300 is typically encased by an internal epoxy molding material, an internal heat sink, and an external epoxy molding material as discussed above with respect to FIGs. 1 and 2. Thus, although known for providing increased functionality in a fixed PCB area, vertical stacking of multiple heat-generating semiconductor substrates 301,

303 provides no improvement in transferring the heat generated by the semiconductor substrates 301, 303 away from the substrates 301, 303.

Therefore, a need exists for an integrated circuit package and corresponding method of fabrication that improve the transfer of heat generated by an integrated circuit
5 away from the integrated circuit, without sacrificing package reliability.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross-sectional view of a prior art integrated circuit package in which
10 poor thermal conducting epoxy provides the thermal coupling from a semiconductor substrate to an internal heat sink.

FIG. 2 is a cross-sectional view a prior art integrated circuit package similar to the integrated circuit package of FIG. 1, except that the internal heat sink has been
15 reconfigured to reduce the thickness of the epoxy coupling the semiconductor substrate to the internal heat sink.

FIG. 3 is a cross-sectional view of a prior art integrated circuit package in which two active semiconductor substrates are vertically stacked to provide extra functionality while requiring less printed circuit board space.

FIG. 4 is a cross-sectional view of an integrated circuit package containing a
20 single integrated circuit in accordance with a preferred embodiment of the present invention.

FIG. 5 is a cross-sectional view of an integrated circuit package containing multiple integrated circuits in accordance with an alternative embodiment of the present invention.

25 FIG. 6 is a cross-sectional view of a printed circuit board arrangement containing multiple integrated circuit packages in accordance with an alternative embodiment of the present invention.

FIG. 7 is a cross-sectional view of an alternative printed circuit board arrangement containing multiple integrated circuit packages in accordance with yet
30 another embodiment of the present invention.

FIG. 8 is a logic flow diagram of steps executed to fabricate an integrated circuit package in accordance with the present invention.

DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

5

Generally, the present invention encompasses an integrated circuit (IC) package and a corresponding method of fabrication. The IC package includes a first or active substrate and a second or passive substrate. The active substrate includes at least one circuit that generates heat during circuit operation. The passive substrate does not
10 include any heat-generating circuits, although the passive substrate may include passive, disabled or dormant circuitry. The two substrates, which preferably comprise semiconductor substrates, have substantially equal coefficients of thermal expansion (CTEs). The passive substrate is thermally coupled to the active substrate preferably using a thin layer of adhesive, such as epoxy. The passive substrate serves to thermally
15 conduct the heat generated by the circuits of the active substrate away from the active substrate and the circuits. An internal metallic heat sink may be optionally thermally coupled to the passive substrate to further aid in the transfer of heat away from the active substrate. By thermally coupling a second, passive substrate to an active substrate in this manner, the present invention provides improved thermal heat transfer as compared to
20 prior art IC packages that include a layer of poor thermally conducting epoxy between the active substrate and the internal heat sink. In addition, the IC package of the present invention maintains package reliability over temperature through the use of a heat spreader with a coefficient of thermal expansion (CTE) that substantially matches the CTE of the active substrate, in contrast to the poor thermal reliability and IC performance
25 degradation that could result from connecting an internal metallic heat sink directly to an active semiconductor substrate.

The present invention can be more fully understood with reference to FIGs. 4-8, in which like reference numerals designate like items. FIG. 4 is a cross-sectional view of an IC package 400 containing a single IC in accordance with a preferred embodiment of
30 the present invention. The preferred IC package 400 includes a printed circuit board (PCB) substrate 401, a first adhesive layer 403, a first substrate 405, a second adhesive

layer 407, and a second substrate 409. The IC package may optionally further include an internal metallic heat sink 411 and an external epoxy molding material 413. Substrate 405 includes at least one active circuit 415 that generates heat during its operation.

Accordingly, substrate 405, and every other substrate that includes heat-generating circuits, will be referred to herein as an “active substrate.” By contrast, substrate 409 does not include any heat-generating circuits, although it may include passive circuits or dormant (unused) circuits. Accordingly, substrate 409, and every other substrate that excludes heat-generating circuits, will be referred to herein as a “passive substrate.”

The PCB substrate 401 may be any printed circuit board material now known or developed in the future that is or may be used as a PCB substrate in IC packages. For example, the PCB substrate 401 may be a bismaleimide triazine (BT) resin substrate, such as a readily-available FR4 substrate, a ceramic substrate, a cyanate ester substrate, or any other organic printed circuit board substrate.

The substrates 405, 409 are preferably semiconductor materials characterized by substantially equal CTEs. In the preferred embodiment, the semiconductor substrates 405, 409 are the same material. For example, both semiconductor substrates 405, 409 may be silicon, gallium arsenide or silicon germanium. In an alternative embodiment, the semiconductor substrates 405, 409 may be different materials provided that the CTEs of the two substrates 405, 409 are substantially equal (e.g., within about twenty percent (20%) of each other). In yet another embodiment, the substrates 405, 409 may be fabricated from organic compound materials, such as polyacetylene, polypyrrole, polythiophene, polyaniline, or hydroxyquinoline aluminum, or from any other non-metallic or semi-conducting substrate materials that have substantially equal CTEs. For the remainder of this description, active and passive substrates, such as substrates 405 and 409, will be referred to herein as semiconductor substrates in accordance with the preferred embodiment.

In a preferred embodiment, the height or thickness of the passive semiconductor substrate 409 is greater than the height or thickness of the active semiconductor substrate 405 to provide a greater volume through which to spread or conduct the heat generated by the circuits 415 of the active semiconductor substrate 405. However, the thickness of the passive semiconductor substrate 409 will typically be limited by the particular

dimensions of the overall IC package 400. For example, in an IC package 400 that includes an internal heat sink 411, the thickness of the passive semiconductor substrate 409 will typically be substantially equal to the thickness of the active semiconductor substrate 405. In one such embodiment, the thickness of the semiconductor substrates 405, 409 may be approximately 0.320 millimeters. On the other hand, if the IC package 400 does not include an internal heat sink 411, the thickness of the passive semiconductor substrate 409 may be two to three times greater than the thickness of the active semiconductor substrate 405.

Adhesive layer 403 is preferably a thin layer (e.g., approximately 0.030 to 0.050 millimeters thick) of conductive epoxy that serves to physically and electrically connect the active semiconductor substrate 405 to the PCB substrate 401, and further serves to position the active semiconductor substrate 405 in a fixed relation with respect to the PCB substrate 401. In particular, the bottom surface of adhesive layer 403 is physically connected to the top surface of the PCB substrate 401 and the top surface of adhesive layer 403 is physically connected to the bottom surface of the active semiconductor substrate 405.

Adhesive layer 407 is preferably a thin layer of epoxy or any equivalently thermally conductive material that serves to thermally couple the active semiconductor substrate 405 to the passive semiconductor substrate 409, and further serves to position the active semiconductor substrate 405 in a fixed relation with respect to the passive semiconductor substrate 409. In particular, the bottom surface of adhesive layer 407 is physically connected to the top surface of the active semiconductor substrate 405 and the top surface of adhesive layer 407 is physically connected to the bottom surface of the passive semiconductor substrate 409. In order to facilitate substantial and rapid heat transfer from the active semiconductor substrate 405 to the passive semiconductor substrate 409, the thickness of adhesive layer 407 is less than or equal to approximately one-sixth of the thickness of the active semiconductor substrate 405. In a preferred embodiment, the thickness of adhesive layer 407 is less than or equal to approximately 0.050 millimeters.

The internal metallic heat sink 411, when used, is thermally coupled to the top surface of the passive semiconductor substrate 409 in such a manner as to accommodate

movement of the metallic heat sink 411 with respect to the passive semiconductor substrate 409 over temperature. The heat sink 411 is preferably fabricated of copper, aluminum, or any other metal. Consequently, the heat sink 411 has a CTE that is substantially different than the CTE of the semiconductor substrates 405, 409. For example, when copper or aluminum is used for the heat sink 411, the CTE of the heat sink 411 is approximately seven (7) times greater than the CTE of the semiconductor substrates 405, 409. The heat sink 411 is thermally coupled to the passive semiconductor substrate 409 by the external epoxy molding material 413. That is, the external epoxy molding material 413 functions to press the heat sink 411 against the passive semiconductor substrate 409 with little or no air gap between the heat sink 411 and the substrate 409. The internal metallic heat sink 411 is used in the preferred IC package 400 to provide further thermal conduction and heat spreading for the heat generated by the active semiconductor substrate 405. The heat sink 411, when used, is preferably attached to the top surface of the PCB substrate 401 using any known method, such as through the use of an adhesive (e.g., a conductive epoxy). The preferred IC package 400 also includes the external epoxy molding material 413 to provide physical and environmental protection to the heat sink 411 and the rest of the IC package components, and to provide the compressive force necessary to thermally couple the internal heat sink 411 to the passive semiconductor substrate 409.

As mentioned above, the active semiconductor substrate 405 includes one or more heat-generating circuits 415. Such circuits may include integrated circuit transistors or any other active IC elements. The heat-generating circuits 415 are connected to conductive (e.g., copper or silver) pads or traces 417 on the PCB substrate 401 through one or more electrically conductive paths, such as wire bonds 419 or solder layers (e.g., when the active semiconductor substrate 405 and the PCB substrate 401 are in a flip chip arrangement). The IC package 400 may also include solder balls 421 to enable the IC package 400 to be wave soldered or reflow soldered onto conductive traces or pads 423 of a much larger printed circuit board 425.

During operation of the IC, the passive semiconductor substrate 409 functions to thermally conduct heat generated by the active circuit or circuits 415 of the active semiconductor substrate 405 away from the active semiconductor substrate 405 and,

therefore, away from the active circuit or circuits 415. Since the passive semiconductor substrate 409 has a much higher thermal conductivity than the internal epoxy molding material of prior art IC packages (e.g., 140 Watts per meter degree Kelvin ($\text{W/m}^\circ\text{K}$) for silicon vs. $0.9 \text{ W/m}^\circ\text{K}$ for a typical internal epoxy molding material), the IC package 400 of the present invention provides a substantial heat transfer improvement over prior art IC packages. In addition, since the CTE of the passive semiconductor substrate 409 is identical or at least substantially equal to the CTE of the active semiconductor substrate 405, the IC package 400 of the present invention provides enhanced heat spreading without sacrificing package reliability.

FIG. 5 is a cross-sectional view of an IC package 500 in accordance with an alternative embodiment of the present invention. This IC package 500 includes multiple ICs (two shown), an optional internal metallic heat sink 501, a common or shared PCB substrate 503, and an optional external epoxy molding material 505. Each IC includes an active semiconductor substrate 507, 508, a passive semiconductor substrate 510, 511, an adhesive layer 521, 522 attaching the active semiconductor substrate 507, 508 to the shared PCB substrate 503, and an adhesive layer 524, 525 attaching the passive semiconductor substrate 510, 511 to the active semiconductor substrate 507, 508. As discussed above with respect to FIG. 4, each active semiconductor substrate 507, 508 includes at least one heat-generating circuit 513, 514. Each heat-generating circuit 513, 514 is electrically connected to a corresponding electrically conductive pad or trace 516 of the shared PCB substrate 503 via a respective electrically conductive path, such as a wire bond 518, 519 or a solder layer (e.g., when the active semiconductor substrate 507, 508 and the shared PCB substrate 503 are in a flip chip arrangement). The IC package 500 may also include solder balls 527 to enable the IC package 500 to be wave soldered or reflow soldered onto conductive traces or pads of a much larger printed circuit board.

In this multi-chip IC package 500, both the heat sink 501 (when used) and the PCB substrate 503 are shared among the ICs. The heat sink 501 in this embodiment may need to be thicker than the heat sink 411 in the single chip package 400 of FIG. 4 depending on the anticipated amount of heat that may be collectively generated by the active semiconductor substrates 507, 508 and/or the overall dimensions of the multi-chip IC package 500. The heat sink 501, when used, is preferably thermally coupled to (e.g.,

compressed against) the passive semiconductor substrates 510, 511 by the compression force of the external epoxy molding material 505.

The IC package 400 of FIG. 4 is the preferred single chip package for a PBGA-type of IC package in accordance with the present invention; whereas, the IC package 500 of FIG. 5 is the preferred corresponding multi-chip package. One of ordinary skill in the art will appreciate that flip chip type packages may also beneficially employ the use of passive semiconductor substrates 409, 510, 511 to improve heat transfer in accordance with the present invention.

FIG. 6 is a cross-sectional view of a PCB arrangement 600 containing multiple ICs 601, 602 (two shown) in accordance with an alternative embodiment of the present invention. In accordance with the PCB arrangement 600, each IC 601, 602 includes a PCB substrate 608, two adhesive layers 614, 616, an active semiconductor substrate 610, and a passive semiconductor substrate 612. Each IC 601, 602 also includes electrically conductive paths (wire bonds 622 in FIG. 6) to electrically connect the heat-generating circuits 618 of the active semiconductor substrate 610 to the conductive traces 620 or pads of the PCB substrate 608. In addition to containing multiple ICs 601, 602, the PCB arrangement 600 further includes a shared PCB 604 and a shared metallic heat sink 606. The passive semiconductor substrate 612 of each IC 601, 602 is thermally coupled to the heat sink 606 as described in detail above.

The PCB substrate 608 of each IC 601, 602 is soldered or otherwise electrically coupled to (e.g., through a conductive epoxy) the PCB 604. To facilitate the electrical coupling of each PCB substrate 608 to the PCB 604, each PCB substrate 608 preferably includes electrically conductive receptacle areas 624 (e.g., copper pads) on the substrate's bottom surface and the PCB 604 includes matching electrically conductive receptacle areas 626 (e.g., copper pads) on the PCB's top surface. Solder paste or conductive epoxy is placed on either receptacle area 624, receptacle area 626, or both, and the PCB arrangement 600 is wave soldered or reflowed, or properly cured, such that an electrically conductive layer 628 is formed between the receptacle areas 624, 626. The heat sink 606 is preferably attached to the top surface of the PCB 604 using any known method, such as soldering or through use of an adhesive, such as a conductive epoxy. Also, since the heat sink 606 in this embodiment is shared by the ICs 601, 602, the heat sink 606 may need to

be thicker than the heat sink 411 in the single chip package 400 of FIG. 4 depending on the anticipated amount of heat that may be collectively generated by the active semiconductor substrates 612 and/or the overall dimensions of the PCB arrangement 600.

Further, as described above, the heat sink 606 is preferably thermally coupled to the passive semiconductor substrates 612 in such a manner as to accommodate movement of the heat sink 606 with respect to the passive semiconductor substrates 612 over temperature. Such movement may result due to the substantial differences between the CTEs of the passive semiconductor substrates 612 and the CTE of the metallic heat sink 606.

The semiconductor substrates 610, 612, the adhesive layers 614, 616, and the PCB substrate 608 of each IC 601, 602 are preferably fabricated from the materials identified above with respect to FIGs. 4 and 5. Accordingly, the semiconductor substrates 610, 612 have substantially equal CTEs, and the passive semiconductor substrate 612 functions to thermally conduct heat away from the active semiconductor substrate 610 without jeopardizing the reliability of the PCB arrangement 600 or the individual ICs 601, 602.

FIG. 7 is a cross-sectional view of an alternative PCB arrangement 700 containing multiple ICs 701, 702 (two shown) in accordance with yet another embodiment of the present invention. The PCB arrangement 700 of FIG. 7 is substantially identical to the PCB arrangement of FIG. 6, except that the electrically conductive paths coupling the heat-generating circuits 708 of the active semiconductor substrates 704 to the conductive traces 712 or pads of the PCB substrates 706 are solder layers 710 instead of wire bonds. Thus, FIG. 7 illustrates a PCB arrangement 700 in which flip chip technology is used to electrically couple the active semiconductor substrates 704 to the PCB substrates 706.

Similar flip chip technology may be employed to electrically couple the active semiconductor substrates to the PCB substrates in any one or more of the IC packages and PCB arrangements described above with respect to FIGs. 4-6.

FIG. 8 is a logic flow diagram 800 of steps executed to fabricate an integrated circuit package in accordance with the present invention. The logic flow begins (801) when at least one active substrate, at least one passive substrate, at least one PCB substrate, and at least one optional heat sink are provided (803). The active substrate(s)

circuits disposed on and/or in the active substrate that generate heat during operation) are electrically connected (809) to electrically conductive traces or pads disposed on a top surface of the PCB substrate. The electrical coupling of the heat-generating circuits to the PCB traces may be performed using any known technique, such as through the use of wire bonds or through the use of solder layers or conductive epoxy layers (e.g., in accordance with well-known flip chip technology).

When a heat sink is provided, the heat sink is preferably thermally coupled (811) to the top surface of the passive substrate or substrates in such a manner as to accommodate movement of the heat sink with respect to the passive substrate(s) over temperature, and the logic flow ends (813). Movement of the heat sink with respect to the passive substrate or substrates can occur due to the substantial difference in the CTE of the heat sink as compared to the CTEs of the active and passive substrates. In the preferred embodiment, such thermal coupling is accomplished through the use of an external epoxy molding material surrounding the heat sink. The external epoxy molding material is attached to the PCB substrate of the IC package and compresses the heat sink against the passive substrate. The heat sink may also be connected to the PCB substrate to form an integrated circuit package in combination with the substrates, the adhesive layers, the PCB substrate and the wire bonds or other electrically conductive paths.

The present invention encompasses an integrated circuit package and a corresponding method of fabrication. With this invention, IC packages can include highly efficient internal heat spreaders without sacrificing package reliability. In contrast to prior art IC packages that include poor thermally conducting epoxy between an active semiconductor substrate and an internal heat sink, the present invention includes a highly conductive, passive substrate either between the active substrate and an internal heat sink or alone as an independent heat spreader. Thus, with the IC package of the present invention, improved heat spreading and thermal conductivity is provided compared to prior art packages. In addition, since the passive substrate has a CTE substantially equal to the CTE of the active substrate, package reliability is maintained over variations in temperature. Further, since another substrate is in close contact or proximity to the active substrate pursuant to the present invention, undesired short circuits and/or other undesired IC performance effects are avoided in contrast to the high likelihood of such undesired

effects when connecting a metallic heat sink directly to the active substrate to improve heat spreading.

In the foregoing specification, the present invention has been described with reference to specific embodiments. However, one of ordinary skill in the art will appreciate that various modifications and changes may be made without departing from the spirit and scope of the present invention as set forth in the appended claims. For example, the single chip and multi-chip IC packages 400, 500 of FIGs. 4 and 5 may exclude an internal heat sink 411, 501 and rely only on the passive substrate(s) 409, 510, 511 for thermal conduction and heat spreading (e.g., in low power applications). In addition, the thicknesses of the semiconductor or other substrates used in each IC of the multi-chip IC package 500 and in each IC of the PCB arrangements 600, 700 may be different, even though such thicknesses were shown substantially equal in the FIGs. Of course, when a heat sink is employed, the total thickness or height of each IC, whether in the multi-chip IC package 500 or the PCB arrangements 600, 700, should be substantially equal to enable the heat sink to be properly thermally coupled to the passive substrates without requiring special manufacturing, extruded or specially-tooled heat sinks, or other costly processing. Accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present invention.

Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments of the present invention. However, the benefits, advantages, solutions to problems, and any element(s) that may cause or result in such benefits, advantages, or solutions, or cause such benefits, advantages, or solutions to become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims. As used herein and in the appended claims, the term “comprises,” “comprising,” or any other variation thereof is intended to refer to a non-exclusive inclusion, such that a process, method, article of manufacture, or apparatus that comprises a list of elements does not include only those elements in the list, but may include other elements not expressly listed or inherent to such process, method, article of manufacture, or apparatus.

CLAIMS

What is claimed is:

1. An integrated circuit package comprising:
 - a first substrate having a first surface and a second surface, the first substrate including at least one heat-generating circuit and having a first coefficient of thermal expansion; and
 - a second substrate having at least a first surface and a second coefficient of thermal expansion that is substantially equal to the first coefficient of thermal expansion, the first surface of the second substrate being thermally coupled to the second surface of the first substrate, the second substrate functioning to thermally conduct heat generated by the at least one heat-generating circuit away from the at least one heat-generating circuit.

2. The integrated circuit package of claim 1, wherein the second substrate has a second surface, the integrated circuit package further comprising:
a metallic heat sink thermally coupled to the second surface of the second substrate, wherein a coefficient of thermal expansion of the metallic heat sink is substantially different than the first coefficient of thermal expansion and the second coefficient of thermal expansion.
3. The integrated circuit package of claim 1, wherein the coupling between the metallic heat sink and the second substrate is such as to accommodate movement of the metallic heat sink with respect to the second substrate.
4. The integrated circuit package of claim 2, wherein the coefficient of thermal expansion of the metallic heat sink is approximately seven times greater than the first coefficient of thermal expansion and the second coefficient of thermal expansion.
5. The integrated circuit package of claim 1, further comprising:
an adhesive layer having a first surface and a second surface, the first surface of the adhesive layer being physically connected to the second surface of the first substrate, the second surface of the adhesive layer being physically connected to the first surface of the second substrate, wherein a thickness of the adhesive layer is less than or equal to approximately one-sixth of a thickness of the first substrate and wherein the adhesive layer functions to thermally couple the first substrate to the second substrate and to position the second substrate in a fixed relation with respect to the first substrate.
6. The integrated circuit package of claim 1, further comprising:
a printed circuit board substrate having at least a first surface, the printed circuit board substrate including at least one conductive trace;
an adhesive layer having a first surface and a second surface, the first surface of the adhesive layer being physically connected to the first surface of the printed circuit board substrate, the second surface of the adhesive layer being physically connected to the first surface of the first substrate, wherein the adhesive layer functions to at least

position the first substrate in a fixed relation with respect to the printed circuit board substrate; and

at least one electrically conductive path connecting the at least one heat-generating circuit to the at least one conductive trace.

7. The integrated circuit package of claim 6, wherein the adhesive layer comprises a conductive epoxy.

8. The integrated circuit package of claim 6, wherein the at least one electrically conductive path comprises at least one wire bond.

9. The integrated circuit package of claim 1, wherein a thickness of the second substrate is greater than a thickness of the first substrate.

10. The integrated circuit package of claim 1, wherein the second substrate includes a second surface, the integrated circuit package further comprising:

a third substrate having a first surface and a second surface, the third substrate including at least one heat-generating circuit and having a third coefficient of thermal expansion;

a fourth substrate having a first surface and a second surface, the fourth substrate having a fourth coefficient of thermal expansion that is substantially equal to the third coefficient of thermal expansion, the first surface of the fourth substrate being thermally coupled to the second surface of the third substrate, the fourth substrate functioning to thermally conduct heat generated by the at least one heat-generating circuit of the third substrate away from the third substrate; and

a metallic heat sink thermally coupled to the second surface of the second substrate and to the second surface of the fourth substrate.

11. The integrated circuit package of claim 10, further comprising:
a printed circuit board substrate that includes a plurality of conductive traces; and
a plurality of electrically conductive paths connecting the at least one heat-generating circuit of the first substrate and the at least one heat-generating circuit of the third substrate to the plurality of conductive traces of the printed circuit board substrate.
12. The integrated circuit package of claim 1, wherein the first substrate comprises a first semiconductor material and wherein the second substrate comprises one of the first semiconductor material and a second semiconductor material.
13. The integrated circuit package of claim 12, wherein both the first substrate and the second substrate comprise silicon.
14. The integrated circuit package of claim 12, wherein both the first substrate and the second substrate comprise gallium arsenide.
15. The integrated circuit package of claim 12, wherein both the first substrate and the second substrate comprise silicon germanium.
16. The integrated circuit package of claim 1, wherein the first substrate is fabricated from a first organic compound material and wherein the second substrate is fabricated from one of the first organic compound material and a second organic compound material.

17. An integrated circuit package comprising:

a first substrate having a first surface and a second surface, the first substrate including at least one heat-generating circuit and having a first coefficient of thermal expansion;

a second substrate having a first surface and a second surface, the second substrate having a second coefficient of thermal expansion that is substantially equal to the first coefficient of thermal expansion, the first surface of the second substrate being thermally coupled to the second surface of the first substrate, the second substrate functioning to thermally conduct heat generated by the at least one heat-generating circuit away from the at least one heat-generating circuit;

a printed circuit board substrate having at least a first surface, the printed circuit board substrate including at least one conductive trace;

a first adhesive layer having a first surface and a second surface, the first surface of the first adhesive layer being physically connected to the second surface of the first substrate, the second surface of the first adhesive layer being physically connected to the first surface of the second substrate, wherein a thickness of the first adhesive layer is less than or equal to approximately one-sixth of a thickness of the first substrate and wherein the first adhesive layer functions to thermally couple the first substrate to the second substrate and to position the second substrate in a fixed relation with respect to the first substrate;

a second adhesive layer having a first surface and a second surface, the first surface of the second adhesive layer being physically connected to the first surface of the printed circuit board substrate, the second surface of the second adhesive layer being physically connected to the first surface of the first substrate, wherein the second adhesive layer functions to at least position the first substrate in a fixed relation with respect to the printed circuit board substrate;

at least one electrically conductive path connecting the at least one heat-generating circuit to the at least one conductive trace; and

a metallic heat sink thermally coupled to the second surface of the second substrate, wherein a coefficient of thermal expansion of the metallic heat sink is

substantially different than the first coefficient of thermal expansion and the second coefficient of thermal expansion.

18. A printed circuit board arrangement comprising:

a first integrated circuit comprising:

a first semiconductor substrate having a first surface and a second surface, the first semiconductor substrate including at least a first heat-generating circuit and having a first coefficient of thermal expansion;

a second semiconductor substrate having a first surface and a second surface, the second semiconductor substrate having a second coefficient of thermal expansion that is substantially equal to the first coefficient of thermal expansion, the first surface of the second semiconductor substrate being thermally coupled to the second surface of the first semiconductor substrate, the second semiconductor substrate functioning to thermally conduct heat generated by the at least a first heat-generating circuit away from the at least a first heat-generating circuit;

a first printed circuit board substrate having a first surface and a second surface, the first printed circuit board substrate including at least one conductive trace, the second surface of the first printed circuit board including at least one electrically conductive receptacle area;

a first adhesive layer having a first surface and a second surface, the first surface of the first adhesive layer being physically connected to the first surface of the first printed circuit board substrate, the second surface of the first adhesive layer being physically connected to the first surface of the first semiconductor substrate, wherein the first adhesive layer functions to at least position the first semiconductor substrate in a fixed relation with respect to the first printed circuit board substrate;

at least one electrically conductive path connecting the at least a first heat-generating circuit to the at least one conductive trace of the first printed circuit board substrate;

at least a second integrated circuit comprising:

a third semiconductor substrate having a first surface and a second surface, the third semiconductor substrate including at least a second heat-generating circuit and having a third coefficient of thermal expansion;

a fourth semiconductor substrate having a first surface and a second surface, the fourth semiconductor substrate having a fourth coefficient of thermal expansion that is substantially equal to the third coefficient of thermal expansion, the first surface of the fourth semiconductor substrate being thermally coupled to the second surface of the third semiconductor substrate, the fourth semiconductor substrate functioning to thermally conduct heat generated by the at least a second heat-generating circuit away from the at least a second heat-generating circuit;

a second printed circuit board substrate having a first surface and a second surface, the second printed circuit board substrate including at least one conductive trace, the second surface of the second printed circuit board including at least one electrically conductive receptacle area;

a second adhesive layer having a first surface and a second surface, the first surface of the second adhesive layer being physically connected to the first surface of the second printed circuit board substrate, the second surface of the second adhesive layer being physically connected to the first surface of the third semiconductor substrate, wherein the second adhesive layer functions to at least position the third semiconductor substrate in a fixed relation with respect to the second printed circuit board substrate;

at least one electrically conductive path connecting the at least a second heat-generating circuit to the at least one conductive trace of the second printed circuit board substrate;

a metallic heat sink thermally coupled to the second surface of the second semiconductor substrate and to the second surface of the fourth semiconductor substrate, wherein a coefficient of thermal expansion of the metallic heat sink is substantially different than the first coefficient of thermal expansion, the second coefficient of thermal

expansion, the third coefficient of thermal expansion and the fourth coefficient of thermal expansion;

a third printed circuit board substrate having a first surface and a second surface, the first surface of the third printed circuit board substrate including a plurality of electrically conductive receptacle areas;

a first electrically conductive layer physically and electrically connecting the at least one electrically conductive receptacle area of the second surface of the first printed circuit board to at least a first electrically conductive receptacle area of the plurality of electrically conductive receptacle areas of the first surface of the third printed circuit board; and

a second solder layer physically and electrically connecting the at least one electrically conductive receptacle area of the second surface of the second printed circuit board to at least a second electrically conductive receptacle area of the plurality of electrically conductive receptacle areas of the first surface of the third printed circuit board.

19. The printed circuit board arrangement of claim 18, wherein the at least one electrically conductive path of the first integrated circuit comprises only solder and wherein the at least one electrically conductive path of the second integrated circuit comprises only solder.

20. The printed circuit board arrangement of claim 18, wherein the at least one electrically conductive path of the first integrated circuit comprises at least one wire bond and wherein the at least one electrically conductive path of the second integrated circuit comprises at least one wire bond.

21. A method for fabricating an integrated circuit, the method comprising the steps of:
- providing a first substrate, the first substrate including at least one heat-generating circuit and having a first coefficient of thermal expansion;
 - providing a second substrate, the second substrate having a second coefficient of thermal expansion that is substantially equal to the first coefficient of thermal expansion;
 - thermally coupling the first substrate to the second substrate, such that, during operation of the integrated circuit, the second substrate thermally conducts heat generated by the at least one heat-generating circuit away from the at least one heat-generating circuit.

22. The method of claim 21 further comprising the steps of:
thermally coupling a metallic heat sink to a surface of the second substrate,
wherein a coefficient of thermal expansion of the metallic heat sink is substantially
different than the first coefficient of thermal expansion and the second coefficient of
thermal expansion.
23. The method of claim 21, wherein the step of thermally coupling the first substrate
to the second substrate comprises the step of attaching the first substrate to the second
substrate using an adhesive, wherein a thickness of the adhesive is less than or equal to
approximately one-sixth of a thickness of the first substrate.
24. The method of claim 23, wherein the first substrate comprises a first
semiconductor substrate, wherein the second substrate comprises a second semiconductor
substrate, and wherein the step of attaching is performed using a die attachment
technique.
25. The method of claim 21, further comprising the steps of:
attaching the first substrate to a printed circuit board substrate, the printed circuit
board substrate including at least one conductive trace; and
electrically connecting the at least one heat-generating circuit to the at least one
conductive trace.
26. The method of claim 21, wherein the first substrate comprises a first
semiconductor substrate and wherein the step of providing a first substrate comprises the
steps of:
fabricating a semiconductor wafer that includes a plurality of semiconductor
substrates, each of the plurality of semiconductor substrates including at least one heat-
generating circuit; and
separating the first semiconductor substrate from the semiconductor wafer.

27. The method of claim 21, wherein the second substrate comprises a second semiconductor substrate and wherein the step of providing a second substrate comprises the steps of:

fabricating a semiconductor wafer that includes a plurality of blank semiconductor substrates, none of the plurality of blank semiconductor substrates including any heat-generating circuits; and

separating the second semiconductor substrate from the semiconductor wafer.

INTEGRATED CIRCUIT PACKAGE AND METHOD OF FABRICATING SAME

ABSTRACT OF THE DISCLOSURE

5 An integrated circuit package includes a first or active substrate and a second or
passive substrate. The active substrate includes at least one circuit that generates heat
during circuit operation. The passive substrate does not include any heat-generating
circuits, although the passive substrate may include passive, disabled or dormant
circuitry. The two substrates are preferably fabricated of semiconductor material and
10 have substantially equal coefficients of thermal expansion. The passive substrate is
thermally coupled to the active substrate preferably using a thin layer of adhesive, such as
an epoxy. The passive substrate serves to thermally conduct the heat generated by the
circuits of the active substrate away from the active substrate. An internal metallic heat
sink may be optionally thermally coupled to the passive substrate to further aid in the
15 transfer of heat away from the active substrate.




FIG. 1
--PRIOR ART--




FIG. 2
--PRIOR ART--




FIG. 3
--PRIOR ART--




FIG. 4




FIG. 5




FIG. 6





FIG. 7

**FIG. 8**

**DECLARATION
FOR UTILITY OR DESIGN
PATENT APPLICATION
(37 CFR 1.63)**

- ☒ Declaration Submitted with Initial Filing, OR
☐ Declaration Submitted after Initial Filing
(surcharge (37 CFR 1.16 (e)) required)

Attorney Docket Number: 0100.0100120
First Named Inventor: Vincent K. Chan
COMPLETE IF KNOWN
Application Number
Filing Date
Group Art Unit
Examiner Name

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

INTEGRATED CIRCUIT PACKAGE AND METHOD OF FABRICATING SAME

the specification of which:

- ☒ is attached hereto.
☐ was file on (MM/DD/YYYY) as United States Application Number or PCT International Application Number and was amended on (MM/DD/YYYY) (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached?	
				YES	NO
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

- ☐ Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below.

Application Number(s)	Filing Date (MM/DD/YYYY)

- ☐ Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. Parent Application or PCT Parent Number	Parent Filing Date (MM/DD/YYYY)	Parent Patent Number (if applicable)

- ☐ Additional U.S. or PCT international application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Name	Registration Number	Name	Registration Number
John R. Garrett	27,888	Christopher J. Reckamp	34,414
Daniel C. Crilly	38,417		
Sally Daub	41,478		

☐ Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/02C attached hereto.


Direct all correspondence to:

Markison & Reckamp, P.C.
P.O. Box 06229
Wacker Drive
Chicago, Illinois 60606-0229
Telephone: 312-939-9800
Facsimile: 312-939-9828

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.


Name of Sole or First Inventor:

☐ A petition has been filed for this unsigned inventor

Given Name (first and middle [if any])		Family Name or Surname	
Vincent K.		Chan	
Inventor's Signature		Date	Nov 17, 2000
Residence	City: Richmond Hill	State: Ontario	Country: Canada
Post Office Address 83 Sun Valley Drive East			
City: Richmond Hill	State: Ontario	ZIP: L4S 2G6	Country: Canada

Name of Additional Joint Inventor:

☐ A petition has been filed for this unsigned inventor

Given Name (first and middle [if any])		Family Name or Surname	
Samuel W.		Ho	
Inventor's Signature		Date	Nov 17, 2000
Residence	City: Toronto	State: Ontario	Country: Canada
Post Office Address 39 Fulton Avenue			
City: Toronto	State: Ontario	ZIP: M4K 1X6	Country: Canada

Name of Additional Joint Inventor:

☐ A petition has been filed for this unsigned inventor

Given Name (first and middle [if any])		Family Name or Surname	
Inventor's Signature		Date	
Residence	City:	State:	Country:
Post Office Address			
City:	State:	ZIP:	Country:

☐ Additional inventors are being named on the _____ supplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto.